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BERNABE LINARES-BARRANCO, AND ANGEL RODR~GUEZ-VAZQUEZ, MEMBER, IEEE 
Abstruct -We show that the operational transconductance amplifier 
(OTA), as the active element in basic building blocks, can be efficiently 
used for programmable nonlinear continuous-time function synthesis. Two 
efficient nonlinear function synthesis approaches are presented. The first 
approach is a rational approximation and the second is a piecewise-linear 
approach. Test circuits have been fabricated using a 3-pm pwell CMOS 
process. The flexibility of the designed and tested circuits was confirmed. 
We will present a number of nonlinear OTA circuits and 
will discuss two nonlinear analog function synthesis tech- 
niques based On these OTA basic 
One synthesis approach approximation func- 
tions and the other uses a piecewise-linear approximation. 
Actual circuit implementations will be presented as well as 
the experimental results from several 3-pm p-well CMOS , 
1. INTRODUCTION test prototypes. 
ATELY, several authors [1]-[5] have been successfully L using the operational transconductance amplifier 
(OTA) as the main active element in continuous-time 
active filters. The OTA is a programmable device’ and has 
only a single high-impedance node, in contrast to conven- 
tional op amps. This makes the OTA an excellent device 
candidate for high-frequency and voltage (or current) pro- 
grammable analog basic building blocks. 
The applicability of OTA’s as components in the design 
of linear networks has been extensively discussed else- 
where [l], [6] and will not be repeated here. 
The objective of this paper is to examine the applicabil- 
ity of OTA’s as the basic elements in the design of nonlin- 
ear networks. There is not much reported in the literature 
on the use of OTA’s for designing nonlinear components 
[7], [8]. Excellent contributions [9]-[ll], [16] are reported 
of nonlinear circuits dealing with particular important 
nonlinear problems. In t h s  paper, rather than try to tackle 
a specific problem, we focus our attention on a general 
approach dealing with nonlinear basic building blocks 
using OTA’s as the main active elements. Nothing special 
was done to optimize the circuit performance but rather to 
explore the potential and applicability of the OTA-based 
nonlinear system approach. 
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11. BASIC BUILDING BLOCKS 
In this section we introduce the OTA-based fundamen- 
tal nonlinear building blocks involved for the synthesis 
procedures. 
A.  Multiplier Block 
A two-input four-quadrant multiplier has an output 
current given by 
I ,  = KMVIV* 
where the multiplier constant K ,  has units of amperes per 
square volt. If V, and V, can take any positive or negative 
sign, the multiplier is called a four-quadrant multiplier. 
This multiplier is represented in Fig. l(a). The correspond- 
ing OTA-based implementations are shown in Fig. l(b) 
and (c). The triangular block labeled a represents a signal 
attenuator (with an attenuation factor a ) ;  its function is to 
equalize the maximum voltage swing of V, and V,. - V,,,, 
is the usual bias control of the OTA. An active attenuator 
can be implemented in CMOS technology [15]. The signal 
level in the multiplier is restricted by a few hundred 
millivolts for V;, and Vrz. Although not indicated in Fig. 1, 
assume the power supplies of the OTA’s are V,, and 
-Vss. The two options of Fig. l(b) and (c) allow us to 
change the sign of K,. Thus for the circuit of Fig. l(b) we 
obtain 
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The output current Io becomes 
1, = lo, + z O 2  = [ K (  - vBIAS + &si-) 
- K (  uv2 - 'BIAS + ' S S T ) ]  '1 (4) 
( 5 )  Z, = - aKV1V2 = KMVlV2, K ,  = - uK. 
A similar analysis of the circuit of Fig. l(c) yields 
Zo = aKViV2 = KMViV2, KM = uK.  ( 6 )  
Therefore, we can make the sign of K M  positive or nega- 
tive. 
B. Divider Block 
A two-input divider has an output whxh is the ratio of 
the two inputs, multiplied by a constant K ,  with dimen- 
sions in volts: 
Vl 
V, = K,-  
v2 (7) 
A symbol of the divider is shown in Fig. 2(a), where n and 
*We have assumed equal K ' s  and threshold voltages y's for the 
OTAs. 
(a) (b) 
Fig. 2. Divider: (a) symbol and (b) OTA implementation 
d stand for numerator and denominator, respectively. The 
corresponding circuit implementation using the multiplier 
symbol is shown in Fig. 2(b). Analysis yields 
11 = g,V1 ( 8 4  
I2 = K,VoV2. (W 
( 9 4  
By Kirchhoffs current law (KCL) we obtain 
Il + Z2 = gmV, + K,VoV2 = 0 .  
Thus, the resulting output signal is proportional to the 
ratio of the input signals 
Observe that KR can also be either negative or positive 
and V2 = 0 is not allowed to avoid output saturation (V,). 
A closer look at the circuit of Fig. 2(b) is required to study 
stability. Assuming the dominant dynamic element is a 
parasitic capacitance C' at the output, (9a) is modified as 
z1 + I ,  = SCPV, (loa) 
which yields 
Thus, V, has a pole located at 
K ,  
s, = 7 V2. 
LP 
Hence, in order for the circuit to be stable, its pole must be 
in the left-hand plane (LHP), which dictates that3 
K,V2 < 0. (104 
A summary of the stability conditions are pictorially 
indicated by the hyperbolas of Fig. 3. 
C. Squaring and High-Powers (Exponentiation) Blocks 
A one-input squarer has an output proportional to the 
square of the input: 
30bserve that we are applying linear treatment to a nonlinear circuit. 
This linear analysis is valid if for a certain instant f x ,  V,(r,) and b(t ) 
are considered constant; then V,  will eventually reach its solution in&- 
pendent of the initial conditions. 
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(a) (b) 
Fig. 3. Stability regions of divider. (a) Stable for K,,, > 0 and V2 < 0. (b) 
Stable for K ,  < 0 and V2 > 0. 
Fig. 4. Exponentiation (raising to a power) operation: (a) squarer, (b) 
cubic, and (c) pth. 
(a) (b) 
Fig. 5. Square rooter: (a) implementation and (b) OTA implementation. 
The implementation of the squarer is obtained by simply 
using a multiplier with equal inputs, as shown in Fig. 4(a). 
To obtain an exponentiation (raising to a power) circuit 
with an input V,  and an output to be proportional to V I P ,  
where p is an integer greater than 2, we require ( p  + 1)/2 
multipliers for p odd and p / 2  multipliers for p even. 
Furthermore, since the proposed multipliers are of the 
transconductance type, the outputs must be converted into 
voltages for use as the inputs to subsequent multipliers. 
This can be done by connecting an equivalent resistor at 
the output. An equivalent resistor using an OTA [ 5 ] ,  [6] is 
implemented by connecting the output to the negative 
OTA input and grounding the positive OTA input. An 
example for p = 3 is shown in Fig. 4(b). It should be 
evident that a similar procedure can be followed to obtain 
an exponentiation of any order p ;  this is symbolically 
illustrated in Fig. 4(c). 
D. Square-Rooter Block 
A one-input square rooter has an output with the nega- 
tive or positive square root of an input voltage multiplied 
by a constant of a proper polarity, e.g. 
Fig. 5(a) shows the implementation of the square rooter, 
where the output V, is given by 
v, 
VO vo = K,- (134  
whch yields 
A more detailed description of the implementation is shown 
in Fig. 5(b). The circuit will be stable if, after a perturba- 
tion, the output evolves towards the desired output value. 
Assume the input is fixed at = U,. To study the stability 
and the dynamics of the circuit, a parasitic capacitance Cp 
at the output is again considered. Using the KCL at the 
output node results in the following nonlinear differential 
equation: 
c - dV0 = g,U, + K,v,' 
dt 
which can be rewritten as 
1 dVn dt 
-.Ltegrating both sides of (14b) and solving for Vo( t )  (when 
( g ,  /KM 1 us < 0) yields 
1- 
where 
K .  = 
hence 
For ( g , / K , ) U ,  > 0 the solution yields an unbounded 
output. It is concluded that a stable square-rooter circuit is 
obtained when ( g m / K , ) y  < 0, i.e., KRV, > 0. Further- 
more, the polarity of Vo can be determined according to 
(15b) or (1%). Fig. 6 shows the conditions for stable 
operation of the square rooter. 
E. Piecewise-Linear Function Generators 
Diodes interconnected with OTA's can simulate ideal 
diodes, hence allowing the creation of a piecewise-linear 
approximation to any desired nonlinear function. The ideal 
basic building blocks for a piecewise-linear function ap- 
proximation are shown in Fig. 7. High-frequency improve- 
-. 
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Fig. 6. Stability regions of square rooter 
ments of this basic block are discussed in the Appendix. 
Note that I, = 0 until the breaking point (voltage refer- 
ence V,)  is reached. The slopes of the linear segments are 
proportional to the g,'s. The diodes can be implemented 
with MOS transistors with their gate and drain tied to- 
gether. If a step type input-output characteristic is needed 
to implement discontinuities in the function approxima- 
tion, the linear OTA of Fig. 7 can be substituted by an 
OTA comparator which ideally simulates a large g ,  and a 
saturation (output) current of IBIAS. 
111. NONLINEAR FUNCTION SYNTHESES 
We present two approaches for nonlinear function syn- 
theses. The first approximation uses a polynomial ap- 
proach, and the second approximation a piecewise-linear 
approach. 
The first is a rational approximation that has the general 
form of a polynomial function or of a ratio of polynomials, 
i.e., 
where i is a positive integer number. In fact, the exponent 
i can be a fractional exponent of the form p / q ,  where p 
and q are negative or positive integers. Assume an element 
K,xP/q needs to be implemented. This is obtained as 
shown in Fig. 8(a). The exponentiation blocks are of the 
type of Fig 4(c). If a negative - p / q  is needed, an addi- 
tional divider is used as shown in Fig. 8(b). 
Next we discuss a piecewise-linear approximation syn- 
thesis approach. T h s  approach consists of adding (trans- 
conductance) gain segments that have null contribution 
until a reference (threshold) voltage is reached. A simple 
but illustrative example is shown in Fig. 9 where a convex 
curve is approximated. The breakpoints occur at yl, yz, 
and V,?. The slopes are given by 
so = 0, I ,  = 0, 
Fig. 7. Piecewise-linear (PL) function generator building blocks 
v ' i ~ l ~ ~ v o l  Exponentlatlon Block 
Exponentlatlon 
Block 
(a) (b) 
Fig. 8. Fraction power exponentiation: (a) KJ"4 and (b) V'-P/Y. 
vr3 > Vr2 > vrl 
(a) (b) 
Fig. 9. Convex curve piecewise-linear approximation: (a) f, versus v] 
characteristics, and (b) circuit implementation. 
Note the continuing increase in magnitude of the slope as 
the input ui increases, thus forming a convex curve. The 
approximation will improve as the number of segment 
lines increases. 
Observe that by combining the basic building blocks of 
Fig. 7, arbitrary functions with variable positive and nega- 
tive slopes and breakpoints can be approximated. Further- 
more, the slopes and breakpoints are voltage pro- 
grammable, which gives an additional flexibility in the 
function approximation design problem. Note that if a 
resistive load simulated with an OTA is used, the slopes 
become ratios of transconductances which provides a very 
for V,] > 
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Fig. 10. Circuit diagram of the OTA [3] used 
Fig. 12 Nonlinearity multiplier error: fixed VI =1 V and variable trian- 
gular wave for Vr. 
Fig. 11. Large-signal characteristics of multiplier. V, = k {0.75, 0.50, 
0.25.0.0) V. 
good temperature compensation [18] and accuracy im- 
provement. In stringent applications where minimum tem- 
perature dependence is required, the use of a resistive- 
load OTA is needed. One example of an arbitrary 
function approximation containing negative and positive 
slopes is discussed in the next section. Details on the 
practical considerations of the OTA-based piecewise-linear 
circuits are given in the Appendix. 
Fig. 13. Nonlinearity multiplier error: fixed = 1 V and variable VI. 
IV. EXPERIMENTAL RESULTS 
Several test circuits containing OTA's and transistors 
connected as diodes were fabricated using a 3-pm p-well 
CMOS process through (and thanks to) MOSIS. The lin- 
earized OTA used to synthesize the different nonlinear 
analog functions is reported elsewhere [3]. Its schematic is 
shown in Fig. 10. The OTA has an area of 220x700 pm2 
and consumes 10 mW for f 5-V supply voltages. In all the 
examples (unless otherwise indicated) the output current 
was measured across a lOO-kQ load resistor. 
A .  Transconductance Multiplier 
The structure used is as shown in Fig. 1. The measured 
value of IKMI is 3.3 pA/V2. The output current was 
measured across a 100-kQ load resistor. The large-signal 
characteristics of the multiplier are shown in Fig. 11. V, 
was held constant (at 0.0, 50.25, f0.50, and kO.75 V), 
while the input V, varied between & 1 V. The nonlinearity 
error is shown in Fig. 12. For V,, a triangular 2-V peak- 
to-peak signal was applied, while keeping V, equal to 1 V. 
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Spectrum of the multiplier output voltage: V, =1 V and Vz = 2sin?r X 103r. Fig. 14. 
Fig. 15. Modulation for two-input sinusoidal signals. Fig. 16. Divider experimental results: constant VI and varying V2 
The output current produced a triangular voltage signal of 
660-mV peak to peak. Subtracting th s  signal from an ideal 
triangular wave, the resulting peak-to-peak error signal 
was 17 mV, which yields a nonlinearity error of nearly 2 
percent. (The ideal triangular wave is a scaled version of 
the input in such a way that the amplitude of the error 
signal is minimum.) Repeating the measurement but inter- 
changing Vl and V2 (VI is a triangular signal of 2-V peak 
to peak), the result obtained is shown in Fig. 13. The 
peak-to-peak error signal of 23 mV corresponds to a 3.5- 
percent nonlinearity error. The asymmetry of the multi- 
plier (see inputs in Fig. 1) yields th s  distortion difference 
when interchanging the inputs. Making Vl = + 1 V and V2 
a 2-V peak-to-peak sinusoidal waveform of 1 kHz, the 
spectrum for the multiplier output shown in Fig. 14 was 
measured. Observe that only the second harmonic, 33 dB 
below the fundamental, is present. Fig. 15 shows the 
multiplier being used as a modulator where both input 
signals are sinusoidal. 
B. Voltage Divider 
The tested circuit has the structure shown in Fig. 2(b) 
with IK,I as before in Section IV-A and K ,  > 0. The 
experimental result shown in Fig. 16 was obtained by 
switching VI between two symmetrical constant values 
Fig. 17. Squarer experimental results. 
(+ 1 V) while varying V, (V, < 0). This result matches with 
the theoretical results of Fig. 3(a). 
C. Squarer 
The squarer is obtained by simply making VI = V, in the 
multiplier discussed in Section IV-A. In this particular 
case, K ,  is negative resulting in the inverted parabola 
shown in Fig. 17. The input range was f 1 V. 
D. Square Rooter 
The basic architecture used is the one shown in Fig. 
5(b). The input signal V,  is given by V,  = A + A COS ut and 
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resistor load, temperature variations are minimized. The 
programmability and flexibility of the OTA provide the 
potential to design time-varying nonlinear circuits. The 
experimental results verified theoretical predictions. Imple- 
mentations of other nonlinear synthesis approaches [20] 
are feasible using the basic blocks here introduced. There 
are many important areas of application of nonlinear 
functions [22]. One of them is in neural networks [19], [21] 
as shown by Mead [17, ch. 61. The proposed OTA-based 
building blocks can be incorporated in a CAD software 
[12] to fully exploit their functionality and versatility. 
Fig. 18. Square rooter experimental results 
the output, obtained in the first quadrant, has the form APPENDIX 
PRACTICAL CONSIDERATIONS OF THE OTA-BASED 
PIECEWISE-LINEAR CI CUITS 
In this Appendix some practical considerations of the 
OTA-based Diecewise-linear circuits are discussed taking 
into accoun; some nonidealities of the OTA and of the 
MOS transistor used as a diode. A simple modification of 
the circuits of Fig. 7 that leads to a drastic improvement in 
their high-frequency performance is also presented. 
where g,, > 0, K ,  < 0,  A =1 V, f =11 kHz, g, = 3.2 
pmhos, and K ,  = 3.3 pA/V2. The experimental results 
are shown in Fig. 18 where the lower trace signal is the 
input and the output is shown in the upper trace. 
E. Piecewise-Linear Approximation Nonideal Circuit Elements 
The intended transfer characteristic is shown in Fig. 
19(a) and consists of three linear segments. The individual 
slopes due to each OTA are indicated in the lower part of 
Fig. 19(a), and the composed resulting transfer characteris- 
tics are shown in the upper part of Fig. 19(a). The actual 
OTA circuit implementation is shown in Fig. 19(b), where 
an optional diode and voltage source have been added at 
the OTA (2 and 3) to improve the high-frequency perfor- 
mance of the circuit (see the Appendix for more details). 
Note that the slopes of the transfer characteristics can be 
easily modified by changing the OTA voltage-dependent 
transconductances. The experimental results are shown in 
Fig. 19(c). To show further flexibility, a chip test circuit 
was reprogrammed to implement a five-segment character- 
istic to convert a triangular to a sinusoidal waveform. The 
experimental characteristic is shown in Fig. 30(a), and the 
input and output waveforms are shown in Fig. 20(b). The 
measured THD, after optimally adjusting breakpoints and 
slopes, was 1.5 percent. The chip photomicrograph for 
these experimental results is shown in Fig. 21. 
V. CONCLUSIONS 
The suitability of OTA's as the main active element to 
obtain basic building blocks for the design of nonlinear 
networks was established. Methods to implement practical 
nonlinear circuits in a systematic design approach were 
developed. Two practical synthesis approaches were intro- 
duced. Observe that for both approaches, every time the 
output current is converted into a voltage by an OTA 
Simple equivalent circuits for an MOS OTA and for a 
diode-connected MOS transistor are shown in Fig. 22. The 
OTA is characterized by its output impedance (output 
capacitance CO and output resistance R , )  and input capac- 
itance (C,). The diode-connected MOS transistor, as shown 
in Fig. 22(b), is modeled by a resistance4 R ,  in series with 
a voltage source V,  (threshold yoltage of the MOS transis- 
tor) and an ideal diode, where I ,  is the peak current in the 
MOS diode. Fig. 22(c) shows the equivalent circuit of the 
OTA when used as a two-terminal resistive element to 
simulate a grounded load resistance [6]. The simplified 
analysis that follows assumes that the transconductance g, 
of the OTA is frequency independent and neglects the 
parasitic capacitance of the MOS tran~istor.~ Also, effects 
due to OTA and diode resistance nonlinearities are not 
considered. 
Low-Frequency Considerations 
The low-frequency equivalent circuit of the OTA preci- 
sion rectifier of Fig. 23(a) is shown in Fig. 23(b). gwZ2 and 
RO2 are the transconductance and the output resistance of 
an OTA used as a load. Parasitic capacitances have been 
neglected for thls low-frequency analysis. Standard circuit 
41n fact, talung into account the mobility degradation [14], R ,  can be 
more accurately evaluated, i.e., R ,  
'In most practical cases the time constant R,C, associated with the 
MOS transistor is negligible compared with other time constants in the 
circuit. 
(28/p0COx)( L /  W ) .  
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Fig. 19. Piecewise-linear approximation function: (a) transfer characteristic, (b) circuit implementation, and (c) experimental 
analysis shows that for U ,  > 0: 
Equation (17) can be simplified by assuming l /gm2<< 
RO2,  R o l .  Then 
The factor R J (  R ,  + R O 1 )  in the first term of the right 
side of (18) represents an undesired attenuation. The sec- 
ond term in (18) represents an offset added to the output 
signal whch, added to the offset of the OTA, limits the 
minimum amplitude of the signal that can be rectified. 
Assuming R ,  << R,, and R, ,  = Ro2,  an estimated value 
for the second term is V,/Av2 where A , =  gm2RO1 is the 
voltage gain of the OTA 2. Typical values V,  = 1 V and 
A ,  = 200 result in approximately 5 mV for t h s  second 
term. This is also a typical value for the offset voltage of 
an MOS OTA. 
To reduce (18) to the ideal case, i.e., 
consider the following practical design considerations for 
low-frequency applications. 
1) Use OTAs with high-voltage gain in order to mini- 
mize the offset term in (18) and design the OTA yielding 
the lowest possible offset voltage. Then limit the minimum 
input signal amplitude according to (18). 
2) Select the W/L ratio of the diode-connected MOS 
transistor such that R ,  << R ,  is satisfied. T h s  will make 
R O l / (  RO1 + R , )  = 1. Since the output impedance R ,  of an 
OTA is typically very large, this condition in general does 
not require an excessively large value for the W/L ratio of 
the MOS transistor. 
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the signal, and for the particular case gm, = gm9.  
(b) high-frequency circui; performance) and/or design a “bet- 
ter OTA” with Smaller CO,. Fig. 20. (a) Five-segment transfer characteristic, (b) Triangular and 
sinusoidal waveforms at 1 MHz. 
High-Frequency Analysis Considerations 
The most important practical factor limiting the high- 
frequency operation of the circuit of Fig. 23 (see also Fig. 
7) is the delay time t ,  required to discharge the output 
capacitance CO, from the negative peak voltage - V .  
(which is charged during negative half-cycles) to the value 
V,  required for the diode to start conducting. Assuming, 
for simplicity, that the current during the negative half- 
cycle is entirely supplied to CO, (with the current in R ,  
considered negligible), the following relationship of the 
input signal V,  = V,  sinot involving its frequency f and the 
del:y time t ,  can be derived from C J d V  / d t )  = 
g,V, sin ot as6: c., 
where IMAX = g,t is the peak output current. Fig. 24 
illustrates the typical waveform that is observed in the 
precision rectifier circuit of Fig. 23 for high-frequency 
operation when t ,  becomes comparable to the period of 
Modification of the Basic Precision Rectifier Circuit to 
Improve High-Frequency Operation 
Fig. 25 shows high-frequency improved versions of the 
OTA-rectifier circuits including a second diode8 D, and a 
source V, = ( K, + V,J where V,, and V,* are the threshold 
voltages of D, and D,, respectively. In th s  circuit the 
OTAl output voltage does not go into saturation, but is 
limited to a minimum (maximum) value ( -  V,,) during 
negative (positive) half-cycles. At the beginning of the 
positive (negative) half-cycles, the diode D, will be ready 
for conduction so that no delay due to charging or dis- 
charging of the output capacitance c,, takes place, hence 
The addition of the diode D, and the bias V, allows a 
drastic improvement in the high-frequency performance of 
the circuit without excessively increasing the power con- 
sumption. Additional power dissipated still needs to be 
supplied by the battery V, which absorbs the output 
current of the OTA through D, during the negative half- 
cycles, but this does not increase quiescent power dissipa- 
tion. 
The remaining high-frequency limitation of the im- 
proved circuits is related to the low-pass behavior of the 
rectifier. The circuit of Fig. 26 shows a high-frequency 
equivalent circuit of the OTA rectifier (assumed linear for 
t ,  = 0. 
’Where lb‘< I = Al ,C  for IV- I < Vss, otherwise lvc I IVssl and vSs is 
*rn works similar to the catch diode of the ou-amu version 1131 of the 
6An additional delay, not considered in the simplified analysis pre- 
sented here but that can be observed in Fig. 24, is the time taken for the 
the negative power supply voftage. 
. *  .~- 2  
output signal to reach the input signal once the diode is conducting. same circuit. 
SANCHEZ-SINENCIO er d. : OTA-BASED NONLINEAR FUNCTION SYNTHESES 1585 
(b) ( 4  
Fig. 22. (a) Equivalent circuit of nonideal OTA. (b) Equivalent circuit of diode-connected MOS transistor. (c) Equivalent 
circuit of OTA used as two-terminal resistive elements. 
(a) (b) 
Fig. 23. (a) Basic OTA-precision rectifier. (b) Low-frequency equivalent circuit of (a). 
Fig. 24. Nonlinear distortion for high frequency of OTA-precision rec- 
tifier of Fig. 23(a). 
tractability since the nonlinear transient has been elimi- 
nated) for U ,  > 0. The transfer function of the circuit, 
characterized by two poles up, and up,, is given by 
s = 9 nl/9 m 2  
(b) 
(22) 
gml  / g m 2  - UO 
U ,  
_
Fig. 25. Improved versions of OTA-precision rectifiers for high- 
frequency operation. 
taking up, and up, into account' and assuming the in- 
equalities, R,, ( l / g , J  << RO1,, are satisfied. The 3-dB 
frequency, u3 dB, can be approximated [13] by 
gmz 
u3 dB = 
Q n2 
CO,@ + gm2RD) + CO, + c1, .
If the conditions given above are satisfied, and l / g m 2  >> 
R,, then we can approximate Fig. 26. Small-signal equivalent circuit of improved OTA rectifier of 
Fig. 25. 
(24) 
gmz 
CO, + CO, + c,, . u3 dB between 476 and 14 times higher than the maximum 
frequency attainable from the basic OTA rectifier. This 
corresponds to the limit set by the parameters of the OTA 
used. The conclusion is, then, that the maximum frequency 
For typical values (CO, = CO, = 0.5 pF, C, = 0.1 pF, g, = 30 
pA/V), (24) predicts f3dB = 4.32 MHz, whch is a factor 
1 
C,II [ R <JI( R D + ' / g m , > ]  
at which OTA precision rectifiers operate can be made as ' W h e r e  w / , ~  = 
a n d  O P 2  high as the OTA itse2f allows. 
From (23) the following design considerations can be 
derived to extend u3dB, which is now effectively the maxi- 
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mum frequency of operation of the improved OTA recti- 
fier circuit. 
1) Design the OTA with reduced excess phase and 
parasitic capacitances CO,, CO*, Cj2, which is, in general, an 
obvious requirement to improve hgh-frequency operation. 
2 )  Increase gm2 (and also g,, if a fixed value g m l / g m 2  is 
desired). Keep R ,  << l/gm2, that is, assign a sufficiently 
large W/L ratio for the MOS transistor used as diode so 
its resistance is much lower than the load resistance, the Denartment of Elc 
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